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1. Introduction
Recent years have witnessed a tremendous development
of embedded systems. They find their place in numerous
domains in our everyday life like transports, domotics and
telecommunications. This omnipresence calls for new de-
sign methods targeting more complex applications, more
efficiency and yet a shorter time to market.
Multi-Processor Systems on Chip (MPSoC) architec-
tures have been proposed to meet these new requirements.
They follow the ”multi-core trend” and propose an increas-
ing number of components allowing for bigger computa-
tional power at a lower energetic cost. The hardware de-
sign includes general purpose processors, specialized accel-
erators, shared, as well as distributed memory, numerous
peripherals and Network-on-Chip (NoC) interconnections.
The increasing hardware complexity of MPSoC brings
new challenges to the process of software development. In-
deed, parallel computations and concurrent data accesses
makes software execution nondeterministic. As a conse-
quence, software debugging faces the problem of detecting
and rooting the causes of nondeterministic errors which are
hard to observe and reproduce. The problem is even more
emphasized by the increasing number of execution entities
(hardware components, application processes, threads...)
and their possible interactions.
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One way to tackle the problem of debugging nondeter-
ministic systems is to prevent nondeterminism via adapted
hardware, runtime or programming mechanisms [1, 2, 3, 4].
Such a solution simplifies debugging as it guarantees error
reproduction but is costly in terms of hardware or devel-
opment efforts. The alternative approach is to use deter-
ministic record-replay (DRR). The idea is to trace an ex-
ecution which exhibits a nondeterministic error and then
use the trace as a support for debugging. Debugging thus
targets not a live execution but an execution replay. A ma-
jor advantage of this approach is backward debugging in
which the information about the recorded buggy behavior
is used as a starting point for the debugging analysis [5].
In this paper we present an overview of existing deter-
ministic record replay solutions and investigate their ap-
plication in the context of MPSoC systems. We analyze
the specific needs in MPSoC debugging and report on our
experience in implementing a DRR-based debugger. We
show how we reduce the error search space and zoom on
problematic zones by applying spatial and temporal selec-
tion criteria. We present our general debugging method-
ology and our ReDSoC prototype with its trace collection,
trace visualization, deterministic replay and partial replay
support. The implementation, as well as the validation in
the case of two multimedia applications on two different
platforms have taught us important lessons about the ap-
plication of DRR in embedded systems. We put forward
the importance of DRR for MPSoC debugging and discuss
the cost of use and implementation.
The paper is organized as follows. Section 2 introduces
nondeterministic systems. Section 3 proposes a classifi-
cation of existing DRR solutions and presents the works
targeting embedded systems. Section 4 details the design
principles and the implementation of our DRR-based de-
bugger ReDSoC. Section 5 illustrates the application of
ReDSoC for debugging multimedia applications. Finally,
section 6 presents the conclusions of this work.
2. Introducing Nondeterminism
A nondeterministic system is a system which may fol-
low different execution paths when executed with the same
data input. This may or may not lead to different re-
sults [6].
If we picture a system as a multi-layer stack (cf. Fig-
ure 1), nondeterminism may be found at all levels. It
turns out, however, that the amount of nondeterminism
increases with lower levels. Indeed, if layer i enforces a de-
terministic behavior and layer i+1 is based entirely on the
interfaces provided by i, then i+1 will also be determinis-
tic. There will be no guarantees about the layer i− 1. For
example, the dOS system [5] enforces determinism upon
process groups at the operating system level. Thus, above
dOS, all sources of nondeterminism such as scheduling or
conflicting shared memory accesses are eliminated. How-
ever, operations involving non controlled operations such
as accesses to physical ressources accesses or distributed
communications, stay nondeterministic.
The main sources of nondeterminism are the following.
• Data inputs. If we consider mono-processor systems
and the corresponding sequential executions, as the
instruction order is defined, the execution variations
may be caused uniquely by the system inputs. So, a
first source of nondeterminism are data inputs.
• Scheduling. If we consider a single processor system
with multiple execution flows and guarantee the same
data inputs, the execution will depend on scheduling.
!"#$
!$
!%#$
&!'()(!*+$
,-*()./0$12+3*4$
5)(67)(*$
8--9!:).;/$
<!(3=)9$>):?!/*$
@=*+3$,-*()./0$12+3*4$
Figure 1: An Example of a Multi-Layered System: All layers are
possibly nondeterministic
In multiprocessor systems, this source of nondeter-
minism gains undoubtedly in importance.
• Data races. If we consider parallel shared-memory
systems, the system’s behavior is defined by the in-
teractions of multiple execution flows which access
shared memory. If we guarantee the same data in-
puts and the same scheduling order, the execution
will depend on the intermediary data manipulated by
the execution flows. As this data may be shared, its
value will depend on the execution flows’ accesses and
updates. This situation puts forward a third source
of nondeterminism which is data races.
• Interruptions. Both inputs and scheduling are closely
related to interruptions. Indeed, input data may ei-
ther be ready and waiting in a given storage facility, or
be made availably on-the-fly and be notified with an
interruption. To reproduce the data input, one needs
to reproduce the timing of the interruption as related
to the number of already executed instructions. In-
terruptions also play a major role in scheduling when
enforcing time sharing or real-time constraints.
• Distributed Communications. If we consider dis-
tributed systems, interactions are done via network
communications. Execution flows thus manipulate
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data received through the network. Nondeterminism
arises when multiple senders address the same receiver
or when the delivery of the message is asynchronous
i.e may happen at different places of the execution
path.
MPSoC systems are subject to all cited sources of nonde-
terminism. Indeed, the numerous peripherals are sources
of hardware nondeterminism. As for the software level,
data races, scheduling nondeterminism and nondetermin-
istic network communications come as a natural conse-
quence of the increasing number of processors and the in-
troduction of NoCs.
3. Deterministic Record-Replay (DRR)
In this section we present the principle of deterministic
record replay, present a classification of existing works and
discuss solutions implemented in the domain of embedded
systems.
3.1. The Idea
The idea of deterministic record-replay is to record a
system’s execution and then deterministically replay the
record in order to examine the system’s behavior.
The record phase needs to produce an execution trace
containing all the necessary elements reflecting and al-
lowing the reproduction of the system execution. The
record phase may be executed several times in order to
capture some target abnormal behavior. In Figure 2, the
record phase identifies five nondeterministic situations and
records the respective execution order or used data values.
The replay phase replays the execution under the con-
straints defined by the captured execution trace. The re-
play may re-execute the system or simulate its execution.
When a nondeterministic execution point is reached, the
replay process uses the recorded trace in order to enforce
the recorded execution path. In Figure 2, the execution of
operation 3 is delayed so as to happen after operation 2
and operation 4 uses the recorded data value.
3.2. The Design
Even if DRR has been investigated for more that 40
years now [6, 7, 8], recent technological evolutions have
triggered a growing interest towards DDR techniques [9,
10, 11, 12, 13].
In the following, we identify the major design aspects
of deterministic record replay solutions. Using these as
classification criteria, we present a summary of the major
works on the subject in Figure 3.
3.2.1. Application Domain
Our study distinguishes between works done in the do-
mains of distributed systems, shared memory systems and
embedded systems. DRR solutions for distributed systems
consider nondeterminism due to network communications.
DRR solutions for shared-memory systems either consider
global centralized systems or put a major focus on data
races. Finally, DRR solutions for embedded systems re-
flect the specific constraints of the target platforms.
3.2.2. Target System Architecture
DRR solutions evolve chronologically from simpler to
more complex system architectures. Proposals start with
mono-processor systems [14, 15], evolve to multi-processor
architectures with increasingly relaxed consistency con-
straints [10, 16] and recently have considered modern
multi-core platforms [17, 18, 19]. In addition to the
hardware-level parallelism, many solutions also handle
multithreading. Concerning distributed systems, there are
dedicated DDR solutions considering C/C++ applications
[20], the Java Virtual Machine [21] or Linux-like systems
[22].
3.2.3. Target Sources of Nondeterminism
DRR solutions may be classified according to the sources
of nondeterminism they consider. Data races, for example,
are in the heart of numerous projects [23, 24, 25, 26, 9,
27, 12, 10]. The solutions reason either about individual
memory accesses, or about periods (chunks, episodes) of
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Figure 2: Deterministic Record-Replay
non conflicting accesses. They are all hardware-assisted in
order to handle the tracing overhead due to the important
number of operations.
Some works consider a larger set of sources of nondeter-
minism including not only data races but also interrupts
and I/O [28, 19, 18, 16, 13, 17, 11]. BugNet [28], for exam-
ple, allows the replay of a window of instructions before
a system crash. Using system checkpoints created with
a specific hardware, it reflects interrupts and data inputs
and replays memory load and store operations. Cross-
cut [29] modifies the virtual machine layer to determin-
istically record-replay all instructions of the guest system
execution. Scribe [17] modifies the operating system to
guarantee deterministic record-replay of the user-level soft-
ware.
Network communication nondeterminism is considered
in works targeting distributed systems [20, 22].
As for embedded systems, the focus is on hardware in-
terrupts because of their frequency and their impact on
system performance [30, 31, 32].
3.2.4. Target Replay Layer
DRR solutions may target different system layers (cf.
Figure 1). The decision has an impact on the implemen-
tation cost and on the replay precision. For example, data
races may be considered at the operating system level or
at the application level. At the operating system level, a
DRR solution would need to manage an important num-
ber of fine-grained memory accesses. At the application
level, it would need to tackle coarser-grained operations
manipulating complex data such as objects or arrays. Re-
playing the system-level memory accesses would be more
expensive but would guarantee the deterministic replay of
the application-level operations. On the other hand, pro-
viding application-level only replay may, in many cases, be
sufficient.
Existing DDR solutions target user-level software[14,
13], the virtual machine layer [15, 24] or the operating
system layer [33, 18, 17, 11].
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3.2.5. Implementation Level
Concerning the level of implementation of DRR
solutions, a first classification is to distinguish be-
tween software- and hardware-based approaches [7, 8].
Hardware-based solutions have low tracing overhead but
need expensive hardware extensions and cannot be applied
to commodity systems. Software-based mechanisms, on
the other hand, are more generic but usually come at a
higher and even prohibitive execution overhead. The gen-
eral approach is to decide the level of implementation ac-
cording to the number of nondeterministic events to han-
dle. So, typically, shared memory accesses are handled
through hardware [12, 10, 25, 26, 28, 27], while other phe-
nomena are handled with software [22, 15]. Some works
benefit from both approaches and propose hybrid solu-
tions [19].
At the software level, there are DDR solutions imple-
mented at the operating system level, at the virtual ma-
chine layer and at the user level. The operating system
level has the advantage of giving access to a full system
state and allows the replay of different sources of non-
determinism [18, 17, 11]. Implementations at the virtual
machine layer are platform-agnostic and manage time con-
straints easily. However, they usually come with volumi-
nous logs and low record/replay speeds [15, 24, 29]. Im-
plementations at the user level are lightweight in terms of
development, usage and overhead [14, 13] but cannot help
investigate problems at the lower levels.
3.2.6. Record Environment
Most DRR solutions targeting data races propose
hardware-assisted solutions and therefore employ simu-
lated environments [33, 28, 26, 25, 9]. Recent years have
seen, however, the apparition of multiple proposals hav-
ing reasonable overhead and operating on real platforms
[11, 13, 18, 31].
3.2.7. Replay Environment
Most DDR solutions replay the system in the native en-
vironment i.e. in the environment in which took place the
record phase. This is not a problem when the DRR solu-
tion targets a simulated environment [27, 16, 19]. However,
this may be impractical when a real platform is used. In-
deed, restoring a full system state, especially in a large
scale environment, is a complex task. Additionally, if
the replay concerns a client production environment, cus-
tomers are usually not willing to provide replicas of their
data. This is why, some replay solutions try to detach
themselves from the native environment. The work pre-
sented in [31] records in a real platform but replays in a
simulator. PinPlay [13] requires the same hardware plat-
form but its replay facilities support multiple operating
systems. Transplay [11] goes even further as it requires a
compatible processor environment but does not need any
libraries or application binaries.
3.2.8. Ease of Exploitation
What should be done to the target system to use a
given DRR mechanism? Should the system be modified,
how (automatically or by a developer) and at what cost?
Hardware-based solutions demand specific hardware ex-
tensions which are usually costly to manufacture and dif-
ficult to apply in real production environments. Software-
based solutions may require the installation of the specific
software layer which implements the DRR. For DejaVu
[15], for example, this is a modified Java Virtual Machine,
while for DDOS [22], it is a modified operating system. In
most cases, the target layers benefit from the DRR features
in a transparent way.
3.2.9. DRR Optimization
One of the major questions for designing an effective
DRR solution is to provide good performances for both
the record and the replay phases.
Concerning the record phase, performance is directly re-
lated to the size of the record log. Indeed, the log size is
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Project Year
Application 
Domain Target Architecture
Target Sources of 
Nondeterminism Implementation Level Replayed Layer
DejaVu [15] 1998
Shared-Memory 
Systems
Monoprocessor
Multithreaded Scheduling
Software 
(Virtual Machine) User-Level Software
Flight Data 
Recorder [33] 2003
Shared-Memory 
Systems
Cache-coherent 
Multiprocessors
Multithreaded All Hardware Operating System
BugNet [28] 2005
Shared-Memory 
Systems
Sequential Consistency 
Multiprocessors
Multithreaded All Hardware User-Level Software
Jockey [14] 2005
Shared-Memory 
Systems
Monoprocessor
System calls
Time-dependent CPU 
instructions
Software 
(User-Level) User-Level Software
Strata [26] 2006
Shared-Memory 
Systems
Sequential Consistency 
Multiprocessors
Multithreaded Data races Hardware Operating System
SMPRevirt [24] 2008
Shared-Memory 
Systems CREW Multiprocessors All
Hardware + Software 
(Virtual machine) Operating System
Rerun [25] 2008
Shared-Memory 
Systems
Sequential Consistency/
Total Store Ordering  
Multiprocessors
Multithreaded Data races Hardware Operating System
DeLorean [27] 2008
Shared-Memory 
Systems
Multiprocessor
Multithreaded Data races Hardware Operating System
Capo [19] 2009
Shared-Memory 
Systems
Multiprocessor
Multithreaded All
Hardware + Software 
(Operating System) Operating System
Lreplay [16] 2010
Shared-Memory 
Systems Multi-Core Processor Data races, I/O Hardware Operating System
PinPlay [13] 2010
Shared-Memory 
Systems
Multi-core processor
Multithreaded All
Software 
(User-Level) User-Level Software
Scribe [17] 2010
Shared-Memory 
Systems
Multiprocessor
Multithreaded All
Software 
(Operating System) User-Level Software
Crosscut [29] 2010
Shared-Memory 
Systems Multi-Core Processor All
Software
(Virtual machine)
Guest operating 
System
CoreRacer [9] 2011
Shared-Memory 
Systems
Total Store Ordering
Multicore processors Data races Hardware User-Level Software
Karma [12] 2011
Shared-Memory 
Systems
Directory cache coherence 
Multicore processors Data races Hardware User-Level Software
DoublePlay [18] 2011
Shared-Memory 
Systems Multicore processors All
Software 
(Operating System)
Operating System
(Linux process)
Transplay [11] 2011
Shared-Memory 
Systems
Multiprocessor
Multithreaded All
Software 
(Operating System) User-Level Software
Rainbow [10] 2013
Shared-Memory 
Systems
Multiprocessor
Multithreaded Data races Hardware Operating System
RTReplayer [30] 2009
Embedded 
Systems
Monoprocessor
Multithreaded Interrupts
Software 
(Operating System) Embedded Software
FlashBox [32] 2009
Embedded 
Systems Monoprocessor Interrupts
Hardware + Software  
(User-Level) Embedded Software
Embedded
Interrupts [31] 2012
Embedded 
Systems
Monoprocessor
Monothreaded Interrupts
Software 
(Operating System) Embedded Software
Treadmarks [23] 1997
Distributed 
Systems Cluster of Processors
Data races 
(synchronization)
Software 
(User-Level) User-Level Software
Distributed 
DejaVu [21] 2000
Distributed 
Systems
Cluster of Processors
Multithreaded
Distributed 
communications
Software 
(Virtual Machine) User-Level Software
Liblog [20] 2006
Distributed 
Systems
Cluster of Processors
Multithreaded All
Software 
(User-Level) User-Level Software
DDOS [22] 2013
Distributed 
Systems
Cluster of Processors
Multithreaded
Distributed 
communications
Software 
(Operating System) Operating System
Figure 3: DRR Projects
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Record 
Environment
Replay 
Environment Optimization
Ease of 
Exploitation
Real platform Native - Transparent
Simulated 
Hardware 
(Simics) Simulated Trace size
Needs specific 
Hardware
Simulated 
Hardware 
(Simics) Simulated
Time and architecture 
slicing 
Needs specific 
Hardware
Real platform Native - Transparent
Simulated 
Hardware 
(Simics) Simulated Trace size
Needs specific 
Hardware
Real platform Native - Transparent
Simulated 
Hardware 
(GEMS) Simulated Trace size
Needs specific 
Hardware
Simulated 
Hardware 
(Simics + SESC) Simulated
Configurable trade-off 
between trace size and 
replay speed
Needs specific 
Hardware
Simulated 
Hardware + Lunix  Native
Vertical and 
architecture slicing
Needs specific 
Hardware
Simulated 
Hardware
(Xtreme-III) Simulated Trace size
Needs specific 
Hardware
Real platform
Native 
Hardware, 
OS 
independant - Transparent
Real platform
Same 
Hardware 
features
Record and Replay 
Speed Transparent
Virtual machine Native
Time, vertical and 
architecture slicing Transparent
Simulated 
Hardware (x86 
cycle accurate) Simulated -
Needs specific 
Hardware
Simulated 
Hardware 
(Simics) Simulated
Trace size
Record speed
Parallel replay
Needs specific 
Hardware
Real platform Native
Multiple Record
Parallel Replay Transparent
Real platform
Similar CPU
No initial 
environment 
or code
Time and architecture 
slicing
Transparent
Simulated 
Hardware 
(Simics) Simulated
Trace size
Parallel replay
Needs specific 
Hardware
Real platform Native - Transparent
Real platform Native -
Needs specific 
Hardware + 
Recompilation
Real platform Simulated
Trace size
Record speed Transparent
Real platform Native Trace size Transparent
Real platform Native - API changes
Real platform Native - Transparent
Real platform Native Node determinism Transparent
proportional to the system slow down due to additional
tracing instructions and to log storage. Reducing the log
may go through efficient data encoding, memory buffering
or minimal tracing. This puts, however, the effort on the
replay phase which will need to do more complex compu-
tations to reproduce nondeterministic situations.
To optimize the record phase, most existing solutions do
not consider the entire nondeterministic system but limit
their scope (cf. Figure4). They may do so by choosing the
target nondeterministic phenomena to consider and the
target layer of interest (vertical slicing). These have been
discussed in the paragraphs about the Target Sources of
Nondeterminism and Target Replay Layer.
DRR solutions may further focus on different execution
periods (time slicing) and consider some predefined enti-
ties (architecture slicing). Time slicing is used to replay
only useful execution periods. At a fine grain, it is applied
in period-based data race replay solutions [9, 18]. At a
coarse grain, it may be based on checkpoints which define
the boundaries of selectable time periods [13, 29, 11]
Architectural slicing requires a prior knowledge of the
architecture of the target system. For example, in
component-based applications, DRR solutions may focus
only on a subset of application’s components. When the
target layer is the operating system, some existing DDR
solutions allow for replaying only a subset of processes
[19, 29]. In a distributed setting, it may be possible to
replay a subgroup of nodes [20].
Concerning the replay phase, its optimization has been
put into focus only in recent works. Approaches include
the parallelization of the replay [18, 12], skipping opera-
tions by directly providing the result [19] and replaying
only a part of the system [29].
3.3. DRR in Embedded Systems
There are few works on deterministic record replay for
embedded systems [30, 31, 32] and they all focus on hard-
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Figure 4: Taming Overhead in Deterministic Record-Replay
ware interrupts. Their motivation is that, on one hand,
deterministically replaying the hardware allows for a de-
terministic replay of the software. On the other hand,
the approach allows DRR to reflect hardware exploitation
needed for performance analysis.
RT-Replayer [30] proposes a software-based DDR solu-
tion. Implemented at the operating system level, it logs
hardware interrupts and the accompanying data in order
to provide precise timing replay. To do so, RT-Replayer in-
troduces the notion of virtual timestamps which is a com-
bination of the program counter and the time difference
between two consecutive events. During replay, it uses
instruction hooking in order to intercept instructions and
emulate interruptions. The implementation has been done
in a research kernel running on an ARM920T processor.
The implementation has considered a single processor and
no I/O events, nor storage facilities.
FlashBox [32] proposes a hybrid hardware-software ap-
proach for capturing interrupts. The embedded system is
instrumented with the aid of a specific compiler while the
logging of interrupts is done using a flash memory and a
microcontroller. The implementation has been done on an
AVR butterfly board running a single Atmel ATmega169V
8-bit processor.
The work presented in [31] differs from previous ap-
proaches by proposing a quantative-based (speculative)
approach for handling interrupts. The idea is not to record
punctual interrupt events but record, at certain points,
the system state produced by a selector function. The au-
thors explore the questions of constructing a good selector
8
function and analyse the related timing overhead. The
implementation is done in the EPOS operating system on
the ATMEL AVR platform including a single ATmega16
processor.
Not only the three proposals consider exclusively inter-
rupts, but they also address single monocore processor
platforms. Our proposal with the RedSoC system, de-
scribed in the next sections, pushes the effort of DRR for
embedded systems further, by considering MPSoC archi-
tectures and working on a larger set of sources of nonde-
terminism.
4. ReDSoC: A DRR-Debugger for MPSoC
The goal of the RedSoC system is to propose a debug-
ging solution for embedded systems respecting the follow-
ing requirements:
• Applicability to MPSoC Architectures
ReDSoC is to propose a DRR solution which adresses
MPSoC architectures, namely the growing number of
processors and the inherently distributed architecture
of embedded boards.
• Multiple Sources of nondeterminism
MPSoC architectures feature all sources of nondeter-
minism including data inputs, data races, scheduling,
network communications and interrupts. As opposed
to related work which mainly targets interrupts, ReD-
SoC is to consider multiple sources of nondetermin-
ism.
• Genericity
ReDSoC should not be specific to a specific embedded
product or architecture. It should define the major
steps of a debugging methodology and propose mech-
anisms that do not depend on particular hardware
characteristics.
• Scalability
RedSoC should be able to operate on platforms with
an important number of hardware and software com-
ponents.
In the following sections we detail our choices to meet
these requirements.
4.1. Debugging Methodology
We use the DRR principles to propose a general de-
bugging methodology, illustrated in Figure 5. The debug-
ging cycle is composed of repeatable steps built around
deterministic-record and partial-deterministic-replay ac-
tions. The steps are the following.
Step 1: Recording a Reference Execution Trace During
this step, the execution of the whole MPSoC software is
recorded to produce reference execution traces. These ref-
erence traces target the nondeterministic behavior to de-
bug and are exploited in the next debugging steps. The
data captured in these traces has been defined in close re-
lation with the nondeterministic phenomena we have de-
cided to target, as well as with the replay techniques we
have chosen. Their volume is limited to minimize the trac-
ing overhead during execution. The choice of target non-
deterministic phenomena to debug and the identification
of adapted replay algorithms represents our first contribu-
tion (A).
Step 2: Trace Analysis This step is performed by the
developer who debugs the MPSoC software. Using avail-
able tools and his/her experience, the developer analyzes
the reference traces in search of abnormal behavior.
Step 3: Error Detection At this step, the developer de-
cides whether a problem has been recorded and should
be investigated, in which case the cycle continues with
Step 4. Otherwise, typically if a targeted nondeterminis-
tic error has not yet been recorded, the cycle may restart
with Step 1.
Step 4: Spatial and Temporal Reduction of the Search
Space During this step, the developer decides to focus on
a particular part of the software execution thus reducing
the search space. To do so, the developer may apply a
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Figure 6: MPSoC Hardware Architecture
spatial and/or a temporal selection criteria. He/she se-
lects a suspected part of the application to debug during
a specific time interval. The definition of these criteria
represents our second contribution (B).
Step 5: Deterministic Replay and Recording Partial
Traces During this step, the reference trace is determin-
istically replayed to capture additional data reflecting the
execution of the software part, selected in Step 4.
Step 6: Deterministic Partial Replay and Debugging
During this step, only the selected software part is con-
sidered and the corresponding trace deterministically re-
played (C). The replay mechanism is connected to a de-
bugging tool, so the developer may debug the execution of
the selected part and during the selected time interval in
a standard way.
Step 7: Error Identification If the error source is not
identified after Step 6, the developer goes back to Step 4.
If the developer wants to focus on a different software part,
the cycle goes through Step 5. If the developer considers
the same software part but during a different time interval,
there is no need for additional trace collection and the cycle
continues directly with Step 6.
4.2. Design
If we consider the classification criteria presented in Sec-
tion 3.2, RedSoC has operated the following choices.
4.2.1. Target System Architecture
ReDSoC considers an architecture featuring both
shared-memory and distributed-memory. It is based on
the generic hardware model showed in Figure 6.
MPSoC components include processors, memory blocs,
peripherals and a communication network. Processors are
computational units including general purpose processors,
cores or accelerators. They are organized in a two-level
hierarchy. Homogeneous processors form groups we call
nodes. Thus there may be a node with audio processing
units and another specialized in video decoding.
In a node, processors have access to and communicate
through a shared memory bloc. Among nodes, memory
is distributed and a processor from one node cannot ac-
cess the memory of another node without passing through
inter-node network connections.
Peripherals are the devices ensuring data exchange be-
tween the MPSoC and the external environment. Pe-
ripherals may include sensors, keyboards, screens, micro-
phones, etc. The data they capture is communicated to
the processors via the memory or the network.
As for MPSoC software, our assumptions are the fol-
lowing. The software execution is composed of a set of
execution flows which is statically partitioned and sched-
uled on the MPSoC nodes. The execution flows scheduled
on the same node communicate using the shared mem-
ory bloc and via synchronization. The execution flows
scheduled on different nodes communicate using message-
passing through the network. Data from peripherals is
acquired either by polling, or through interrupts.
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4.2.2. Target Sources of Nondeterminism
RedSoC focuses on shared data accesses, network com-
munications and I/O operations. Our approach is thus
complementary to related works focusing on interruption
replay.
Given that recording all accesses to shared data implies
a prohibitive execution overhead [34], our record-replay
mechanism focuses on accesses to synchronization struc-
tures. Non-synchronized shared data accesses are consid-
ered to be errors, to be detected and corrected. We have
chosen the algorithm proposed by Levrouw et al. in [35].
The algorithm uses Lamport clocks to identify accesses to
different synchronization structures by different execution
flows.
To trace and deterministically replay network communi-
cations, we have used the solution proposed in [36, 37]. For
blocking network communications, the detection of race
reception primitives is based on vector clocks. For non
blocking reception operations, there is a need to record
the number of executed probes, as well as their outcome
(message available or not). This solution has minimal in-
trusion as it traces only race reception operations.
To deterministically replay input operations, we have
decided to limit the intrusion of our mechanism by not
recording interrupts and only consider polling requests.
We suppose that the content of the input data is recorded
by specific devices. We only record the input size in the
reference execution trace (Step 1). During replay, the trace
is read to decide that there is an input operation which is in
turn acquired by executing a polling request to the specific
recording device.
4.2.3. Target Replay Layer
ReDSoC replays the embedded application. We consider
that a top-down approach is needed in order to locate the
region where the application behaves incorrectly. Indeed,
considering low-level hardware or operating system events
from the beginning has two negative consequences. On
one hand, the resulting execution log is voluminous and
difficult to store. On the other hand, numerous low-level
events are difficult to analyze as they do not provide a
macroscopic view of the execution to the developper.
To partially replay MPSoC software execution, we ap-
ply two selection criteria concerning the software archi-
tecture (architecture slicing) and the execution duration
(time slicing).
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Figure 7: Search Space Reduction
The architecture slicing isolates a set of nodes on which
the debugging can focus. The replay phase thus concerns
only the execution flows running on the identified set of
nodes. We call the set of nodes to be debugged, the sus-
pected nodes. The unsuspected nodes are called the correct
nodes.
To isolate suspected nodes from the correct ones, the
tracing phase needs to differentiate the nodes and consider
their message exchanges. Indeed, messages exchanged be-
tween correct nodes are not to be recorded as these would
not participate in the replay. Messages exchanged between
suspected nodes do not need to be recorded either, as they
will be executed during replay. In the case of a message
sent from a suspected node to a correct one, as the receive
operation has no relevance to the replay, the replay may
skip the send operation. In the case of a message sent by a
correct node to a suspected one, the order and the content
of the message need to be traced. During replay, the trace
is used to decide whether to execute a message exchange
operation and also to provide message values coming from
the external/correct nodes.
Time slicing is based on the time sequence of events
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recorded in the trace. The developer needs to delimit the
interval to consider during debugging. This is done by
choosing the interval limits which are two traced events.
The choice is typically facilitated by a visualization tool
which represents the trace. During replay, re-executed
events are compared to the chosen interval beginning.
When this event is reached, a debugger is launched and
a standard debugging process may start. When the inter-
val end is reached, the debugging phase terminates.
4.2.4. Implementation Level
ReDSoC is a purely software solution. It intercepts the
API provided by the lower software layers to embedded ap-
plications. This approach does not need specific hardware,
nor it needs to modify the application source code.
4.2.5. Record and Replay Environments
ReDSoC considers real execution platforms for the
record phase and replays embedded applications in their
native environment. The approach benefits from a good
replay precision as it uses the same execution context and
does not need to deal with inaccuracy due to a simulated
environment. Moreover, it shows the applicability of ReD-
SoC design choices.
4.2.6. Ease of Exploitation
ReDSoC is easy to apply in an embedded platform as it
does not require specific hardware, nor application source
code modifications. ReDSoC also comes with a trace vi-
sualization tool which greatly helps the debugging work of
the developer.
4.2.7. DRR Optimization
ReDSoC has been designed with the goal of minimiz-
ing intrusion during the record phase. The approach is
to minimize the quantity of data when tracing nondeter-
ministic events. As ReDSoC has been implemented as
a proof of concept of a generic debugging methodology,
many optimization possibilities remain. The experiments
with RedSoC with real-world applications and platforms
have shown that the speed of the replay phase should be
improved, while the record speed and log volumes show
good performances .
4.3. Implementation
The architecture of our prototype is given on Figure 8.
We consider a standard debugging configuration includ-
ing a host platform connected to the target MPSoC plat-
form. This is necessary as in many cases MPSoCs have
limited resources and do not provide keyboard and screen
peripherals.
ReDSoC is deployed both on the host machine and the
target MPSoC machine. It is composed of four tools,
namely a trace visualization tool, a partial replay tool, a
trace collection tool and a deterministic replay tool. The
trace collection tool, as well as the temporal selection man-
agement of the partial replay tool are deployed on the host
machine. The other tools are deployed on the MPSoC,
each MPSoC node having its own ReDSoC instance. The
deployment on a MPSoC node is guided using a configura-
tion file, provided by the developer. The file indicates the
node number, the debugging phase to consider (Steps 1, 5
or 6 on Figure 5), as well as the identifiers of the suspected
nodes.
The host machine is supposed to run a Linux-based sys-
tem and have GDB for debugging. The MPSoC runs a
MPSoC kernel characterized by a MPSoC API. The MP-
SoC API is inspired by the POSIX standard and includes
basic functions for execution flow management, synchro-
nization, network communications and I/O [38].
Our trace collection tool is deployed on each node of
the MPSoC platform. As its purpose is to intercept the
calls to the defined MPSoC API, it provides a simple inter-
face including a trace function used for generating trace
entries.
The tool for deterministic replay heavily relies on the
MPSoC API. Shared data accesses are managed through
12
!"#"$%&'"()*&$+,%-'*./%0)1* 234%5*&$+,%-'*
67(89*9:;*
<!=*
234%5*>"-("$*
234%5*?3@*
A-+B"*C708+$7D+E%(*
*A%%$*
3+-E+$*F"&$+G*A%%$*
A"'&%-+$**
&+-EE%(7(H*
<!=*I9)"(07%(*
4&+B"J(%K"*&+-EE%(7(H* A-+B"*5%$$"BE%(**
A%%$*
!")"-'7(70EB*F"&$+G*A%%$*
234%5*4%LM+-"*
Figure 8: ReDSoC Architecture
tracking the synchronization operations of the API. Net-
work communications are targeted using our message-
based communication. Finally, I/O are addressed by the
MPSoC file-oriented I/O operations.
To apply the space reduction criterion based on isolat-
ing suspected nodes, our partial replay tool needs to mon-
itor and record all communications between normal and
suspected nodes. During replay, each communication op-
eration is intercepted to decide whether a normal node
takes part in it or not. If yes, the operation is replayed
by directly reading the needed values from the recorded
trace. If the communication is between suspected nodes,
the operation is normally executed.
To apply the time reduction criterion, we have imple-
mented an extension for GDB and introduced a new type
of breakpoint. We use replay breakpoints corresponding to
the limits of the time interval that has been selected for de-
bugging. Each replay breakpoint corresponds to an event
recorded in the trace and is identified by a triple containing
a node identifier, a task identifier and a timestamp.
During replay, each call to the MPSoC API is inter-
cepted and compared to the limits of the selected time
interval. If it does not correspond to any of them, the exe-
cution is pursued. If the call corresponds to the start of the
time interval, the execution is suspended and the debug-
ging starts. When the end of the time interval is reached,
the debugging stops and the developer may choose a new
time interval. If it is after the previous time interval, the
execution continues. If not, it is launched from the begin-
ning.
We have adapted the KPTrace Viewer of STMicroelec-
tronics [39] to visualize our recorded traces. The viewer
allows for representation of an event, characterized by a
time, a timestamp, a process identifier and a number of
arguments. We have provided for a tool formatting our
traces according to the Paje´ [40] format and adapted the
KPTrace viewer to take into account its visualization.
An example of visualization is shown on Figure 9. The
x dimension gives the time progression. The y dimen-
sion represents tasks. The arrows show three successive
accesses of the tasks T0, T2 and T1 to a shared synchro-
nization structure. The flags show peripheral operations,
their color being specific to each peripheral device.
Figure 9: A fragment of trace visualization
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5. Debugging Nondeterministic Multimedia Ap-
plications
We have validated our approach with a real-time game
application on an MPSoC platform (Section 5.1) and a
video-decoding application on a NUMA platform (Sec-
tion 5.2). The performances of our framework are dis-
cussed in Section 5.3.
5.1. Debugging a Tetris Application on an MPSoC Plat-
form
For this use case, we have used a Stagecoach expan-
sion board having two OveroFE COM nodes (computer-
on-module)1. Each node has an ARM Cortex-A8 600MHz
processor with 256MB of DDR RAM, 256MB of NAND
flash memory and a microSD port. The two nodes oc-
cupy the first and the third slot of the board. They are
connected through a 100Mb/s Ethernet link and have dis-
tinct IP addresses. The RJ45 slot of the board is used to
connect to an external network card which gives IP access
to both nodes.
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Figure 10: Stagecoach board with two Overo FE COM nodes
We have implemented our MPSoC API using the POSIX
and the libc interfaces. We have installed the platform
from scratch by creating a bootable microSD with the
needed Linux distribution. The system image includes the
2.6 Linux kernel, libc6, a file system and the ssh service.
To deploy the platform, we have used the cross-compiler
1https://store.gumstix.com/index.php/products/247/
provided in the Sourcery Codebench 2 to create a x86 exe-
cutable. The executable contains the MPSoC application,
the ReDSoC tools, as well as a GDB server.
The debugged MPSoC application is the Tetris game
for two players (cf. Figure 11). The application’s size is
about 0,7MB and contains about 15000 lines of code. It
is executed by two tasks that run respectively on the two
MPSoC nodes.
Figure 11: Two Player Tetris.
Both players see both Tetris boards. When a player suc-
ceeds in making disappear multiple lines, the other player’s
game becomes harder. The player whose board fills first,
loses the game.
The Tetris pieces movements are controlled through the
keyboard and also using the clock frequency. The key-
board is scanned for player commands, while the clock
frequency is used to advance the pieces downwards.
In our use case, we needed to debug the application
as, from time to time, one of the Tetris instances crashed
and as a consequence the other player won. Following
our debug cycle, we re-executed several times the Tetris
application to obtain a reference trace containing the error
(cf. Figure 12).
As the node to fail is node 1, this node is suspected
and chosen as a target for the partial replay. To select
the time interval for debugging, we focus and zoom the
end of its trace (cf. Figure 13). We select the small inter-
val containing three operations reading the system clock,
2http://www.mentor.com/embedded-software/sourcery-
tools/sourcery-codebench/editions/lite-edition/
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Figure 12: Visualization of the Tetris Reference Trace
four keyboard inputs and one message reception. As each
event can be examined, we can see that the first event
is a GetTimerOp operation, executed by task T0 at time
19′244′641µs. The last event is a NetRecvOp executed by
T0 at time 19′244′728µs. These two events are defined as
the two replay breakpoints for the debugging session.
Figure 13: Time Interval Selection
ReDSoC needs to first deterministically replay the whole
application to gather additional traces about the commu-
nications of node 1 with node 2. Once these traces are gen-
erated, ReDSoC may start the deterministic replay of node
1 and debug it during the selected time interval. Indeed,
when the replay reaches the first replay breakpoint, ReD-
SoC starts a standard debugging session (cf. Figure 14).
The figure contains a screen capture of the debugging
session when the first replay breakpoint is reached. The
first line’s information states clearly the number of the
entry in the trace (202459), the type of the entry (IO), the
node identifier (Node1) and the task identifier (Task0).
The bt GDB command given on the fourth line gives the
function call stack. We observe the interaction between
the GDB server and our GDB extension implemented in
the rdb notify event function. The additional parame-
ter information for rdb notify syscall confirms that the
replay considers an IO operation of the task with tid=0
on node node=1. Up the call stack, we see the replay func-
tion for IO operations (replayIOsize) and the MPSoC
function calls.
When the debugging session reaches the last message re-
ception operation, it is possible to investigate the received
value. It appears that it is not correct and contains zero.
This value is used in a division operation and the divi-
sion by zero makes the node 1 to crash. To understand
why the value is incorrect, we choose to suspect the other
node, node 0. When we focus on the end of its trace, we
observe a non regular behavior. Partially replaying node 0
and debugging it during a time interval at the end of its ex-
ecution, makes us discover that there are many keyboard
input operations resulting from a continuous pressing of
a keyboard key. The input data being saved in a mem-
ory buffer, an error in the buffer management makes it
overflow and results in sending an incorrect value.
Figure 15: Considering a Different Node and a Different Time Inter-
val
5.2. Debugging a Video Decoding Application on a NUMA
Platform
To validate the scalability of our approach and given
the unavailability of a large scale MPSoC platform at the
time of the experience, we have developed the use case on
a NUMA platform. The considered MPSoC software is the
FFMPEG video decoder [41, 42].
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Figure 14: Partial Debugging of the MPSoC Tetris Application
The NUMA architecture used in our experiments has
four nodes, each having eight dual core 2.2 GHz AMD
Opteron processors and 32GB of main memory.
In the final experimental setup, one node is considered
to be the master one, and as such can access the file sys-
tem, as well as the peripherals. The master node is also
responsible for communicating input peripheral data to the
other nodes. It occupies four of the NUMA processors, the
other four being reserved for GDB. The other three nodes
are MPSoC slave nodes.
The implementation of our MPSoC API uses the
Linux2.6 interface, as well as the libSDL3 and libc libraries.
The task management and synchronization functions are
based on the POSIX interface and use the system call
sched setaffinity. The I/O functions encapsulate the
accesses to the file system, the screen, the keyboard, the
audio card and the system clock. The file system is ac-
cessed using the libc functions. The audio and video pe-
ripherals are accessed through libSDL calls. Finally, the
system clock is accessed using a dedicated Linux register.
3http://www.libsdl.org/
The network communication primitives are based on the
inter-process socket-based communication of Linux.
From the FFMPEG suite, we have used the FF-
PLAY [43] and FFSERVER [44] components. FFSERVER
is a video server, receiving video flows through different
protocols (e.g., RTP or RTSP) and creating multiple out-
put flows having different formats (H.264, DIVX, MPEG-
4, etc). FFPLAY is a video decoder, receiving and syn-
chronizing audio and video frames. Using these compo-
nents, we have created a video mosaic application (cf. Fig-
ure 16). We have re-engineered the code to redirect all
Linux function calls to our MPSoC API.
Figure 16: Video Mosaic Application
The video mosaic application exhibited a nondetermin-
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istic bug. During some executions, one or more videos
were not visible. By tracing one of these executions, we
captured the situation shown on Figure 17. The trace
of Node0 (FFSERVER) shows the non blocking recep-
tions of messages coming from FFPLAY components. The
other three traces (FFPLAY components) show, in the
beginning of their execution, receptions of messages from
FFSERVER, followed by synchronization operations re-
lated to the work with memory buffers containing the au-
dio/video data. We can clearly see that at one point, Task2
on Node2 blocks and causes the blocking of Task0 and
Task1.
Figure 17: Visualization of Captured Traces.
Having selected this node as the suspected one, as well
as the short time interval directly preceding the blocking,
the debugging session proved rather straightforward. By
tracking the accesses to synchronization structures, we ob-
served that a condition variable is never signaled. During
a second replay, we established the connection between
this variable and the memory allocation for video frames.
During a third replay, we discovered that the developer
has forgotten to notify the frame memory allocation.
5.3. Performances
To evaluate the performances of our implementation, we
have considered three criteria, namely the intrusion dur-
ing normal execution, the trace volume and the execution
speed during debugging. To evaluate the intrusion of ReD-
SoC during the recording phase, we have considered both
the embedded and the NUMA platforms and have used the
native execution time and the reference execution time.
The native execution time reflects the execution duration
of the software without ReDSoC. The measure is obtained
as a mean value of thirty executions.The reference execu-
tion time is the mean execution time of the same software
with the same inputs but running under the control of
ReDSoC. This execution is logically slower due to the in-
terception of function calls and the tracing mechanism.
Using the two previous measures, the overhead gives the
execution slowdown as a percentage.
The considered applications include a simple MJPEG
decoder, the Tetris application and the video mosaic ap-
plication. The results are given in Table 1.
In all use cases, the intrusion is very low (Overhead
column, 4% for MJPEG and less than 1% in the other
cases) and does not cause video glitch visible to the eye.
In the case of the Tetris application, for example, this is
explained by the fact that the time spent for moving the
pieces is much smaller that the time between moves. As a
consequence, tracing happens during this inactivity time
and does not perturb the application. In the case of the
video mosaic application, the tracing situation is similar:
the application behavior is very regular and the tracing
operations happen in between image decoding operations.
Obviously, this low intrusion cannot be generalized for
all cases. However, this experiment confirms the utility
to have a resource provisioning (here the management of
time constraints) for the tracing operations. Indeed, in
most MPSoC platforms, the architecture includes hard-
ware tracing ports which do not perturb normal execution.
It is interesting to apply this approach to tracing of the
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Software Native Time(s) Reference Time(s) Overhead (%) Trace Data(KB) Trace Entries
MJPEG
Node0 139 144 3,59 2298 45471
Tetris
Node0 62 62 < 1 333 887
Node1 60 60 < 1 201 530
Video Mosaic
FFSERVER node 31 31 < 1 500 1345
Table 1: Intrusion Measures
upper software layers.
As nondeterministic behavior cannot be easily repro-
duced and captured, we also note that there is no gen-
eral prediction about the number of executions a developer
needs to run to obtain the reference trace.
Considering the trace volumes (Trace Data column), as
we focus on a restrained type of events to record, in all
cases the number of entries is rather small (Trace Entries
column). In the MJPEG case, for example, due to the
more intensive use of synchronization, the number of en-
tries (45471) is more important, which explains the per-
ceivable execution time overhead. The trace data volume
is minimal, as we do not record the full data characterizing
an event but only the information needed for deterministic
replay.
To start the debugging session itself, the actual ReDSoC
solution forces the developer to wait for the determinis-
tic replay to happen and reach the selected time interval.
In the worst cases, if the selected debugging region is at
the end of the execution, the developer needs to wait for
two replays, corresponding to the deterministic and par-
tial trace recordings respectively. In the case of the Tetris
application, for exemple, if the execution time of Node0 is
61s, the waiting time for the developer to be able to debug
Node0 is about 161s. An interesting approach to acceler-
ate the process would be to manage application snapshots
allowing the deterministic replay to start in the middle of
an application execution.
6. Conclusion
With the increasing scale, complexity and nondeter-
minism of computing systems, deterministic record replay
(DRR) has recently regained interest as a promising solu-
tion to software design and debugging. Applied in various
contexts, DRR targets different sources of nondetermin-
ism and proposes different trade-offs between performance
and precision. In the domain of embedded systems, how-
ever, its application has been limited and has primarily
considered the record and replay of interrupts.
This work presents ReDSoC, a software-level DRR so-
lution targeting MPSoC and multiple sources of nondeter-
minism. Considering a generic hardware model of MPSoC
systems and presupposing the existence of a standard API
for embedded applications, it defines a debugging method-
ology applying space and time reduction criteria to the
error search space. The ReDSoC tools facilitate human
comprehension as they are able to focus on a specific part
of the target software and consider a limited time inter-
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val. ReDSoC has been implemented in real experimental
platforms including an embedded system and a multicore
NUMA system. It has been successfully used to debug
several multimedia applications.
Concerning the debugging methodology, the selection of
the suspected software parts and the time interval to de-
bug is a delicate issue which for now relies on the developer
experience. It would be highly beneficial and interesting
to couple the proposed debugging methodology with tech-
niques able to automatically delimit ”problem zones”. The
automatic detection of abnormal behavior may be based
on different methods including statistical analysis, data
mining, probabilistic prediction evaluations, etc.
The idea of zoom debugging is not new. Indeed, every
developer implicitly zooms and de-zooms during the anal-
ysis of a system. The developer executes an analysis cycle
during which he/she decides to focus on a given part of the
execution and strives to replay this part and obtain more
information. However, in most cases there is no explicit
support for guaranteeing the reproduction of the execution
or for re-executing only the selected part. The contribu-
tion of ReDSoC is to provide a set of tools to facilitate
such a debugging cycle. The idea of zooming into an ap-
plication by considering the different hierarchical levels of
its architecture proves to be highly beneficial. However,
in most cases and especially in the case of embedded sys-
tems, there is a need to explore lower levels of abstraction.
The question is, however, how to marry acceptable perfor-
mance with the possibility to zoom both horizontally and
vertically?
ReDSoC uses trace visualization which greatly facili-
tates the debugging task of the developer. Our belief is
that a visual support, representing the execution history
of a target system, with the possibility of going back and
examining past events beyond the current call stack, be-
comes a necessary feature for future development environ-
ments. The question of trace visualization and the possi-
bility of browsing trace data is related to the hot topic of
data visualization [45, 46].
Our proposal is independent from execution platforms
as it is based on a general model for MPSoC and an MP-
SoC API. However, task-based programming models are
not the only ones used in the embedded system domain.
We think that the future of debugging techniques is to con-
sider higher levels of the application stack and namely the
used programming models. The developer needs to be able
to work in a top-down approach, starting by the human-
comprehensive application entities and interactions before
going down to operating system details. Some works exist
in the domain of interactive debugging [47] but the ap-
proach is to be investigated for post-mortem analysis.
The ReDSoC project helped us identify the major diffi-
culties in applying DRR techniques in embedded systems.
Embedded systems constraints versus DRR intrusion.
First of all, DRR demands additional computational and
storage ressources and directly affects the performances
of a constrained embedded system. The various DRR so-
lutions minimizing the execution overhead in an ad-hoc
manner are difficult to evaluate and reuse. Modeling and
formally estimating the cost of a given DRR technique will
allow for cost predictions and will greatly facilitate the
choice between different solutions. However, experience
shows that such models are challenging to build because
of the complexity and the dynamicity of systems.
Embedded systems hardware diversity. A more promis-
ing approach, already applied in many cases of embed-
ded system design [48] and promoted in embedded design
books [49] is to dimension embedded systems with ad-
ditional hardware resources for record/replay. However,
embedded systems are known for their architectural and
hardware diversity. Defining a hardware support in one ar-
chitecture case will be a specific solution difficult to apply
in a different embedded system [30, 32, 31]. The definition
of a standard hardware targeting record-replay is a per-
spective to be considered a logic continuation of the effort
of defining standard tracing architectures such as JTAG
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[50].
Lack of standards for embedded software. The difficulty
to implement hardware-assisted DRR leads to the alterna-
tive of implementing the needed mechanisms at the soft-
ware level. However, most embedded systems come with a
proprietary software including diverse operating systems,
application programming models and interfaces. With the
lack of standard software API, software-level solutions are
platform-specific and moreover cannot efficiently address
hardware events which are a key element to performance.
It is our belief that the domain will evolve and crystallize
different types of embedded systems with clearer software
layered architectures and standardized interfaces.
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